



1. Features

- n RoHS Compliant
- n $R_{DS(ON),typ.}=0.75\Omega @ V_{GS}=10V$
- n Low Gate Charge Minimize Switching Loss
- n Fast Recovery Body Diode

2. Applications

- n Adaptor
- n Charger
- n SMPS Standby Power

3. Pin configuration



Pin	Function
1	Gate
2	Drain
3	Source
4	Drain

4. Ordering Information

Part Number	Package	Brand
KNP6165B	TO-220	KIA
KNF6165B	TO-220F	KIA

5. Absolute maximum ratings

TC=25°C unless otherwise specified

Parameter	Symbol	TO-220	TO-220F	Unit
Drain-to-Source Voltage	VDSS	650		V
Gate-to-Source Voltage	VGSS	±30		V
Continuous Drain Current	ID	10		A
Pulsed Drain Current at VGS=10V	IDM	40		A
Single Pulse Avalanche Energy	EAS	800		mJ
Power Dissipation	PD	125	45	W
Derating Factor above 25°C		1	0.36	W/°C
Soldering Temperature Distance of 1.6mm from case for 10 seconds	TL	300		°C
Operating and Storage Temperature Range	TJ& TSTG	-55 to 150		°C

6. Thermal characteristics

Parameter	Symbol	TO-220	TO-220F	Unit
Thermal Resistance, Junction-to-Case	R _{θJC}	1.0	2.78	°C/W
Thermal Resistance, Junction-to-Ambient	R _{θJA}	62	100	°C/W

7. Electrical characteristics

(T_J=25°C, unless otherwise notes)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
OFF Characteristics						
Drain-to-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V, I _D =250μA	650	--	--	V
Drain-to-Source Leakage Current	I _{DSS}	V _{DS} =650V, V _{GS} =0V	--	--	1	μA
		V _{DS} =520V, V _{GS} =0V, T _J =125°C	--	--	100	μA
Gate-to-Source Leakage Current	I _{GSS}	V _{GS} =+30V, V _{DS} =0V	--	--	100	nA
		V _{GS} =-30V, V _{DS} =0V	--	--	-100	nA
ON Characteristics						
Static Drain-to-Source On-Resistance	R _{DS(ON)}	V _{GS} =10V, I _D =5.0A	--	0.75	0.9	Ω
Gate Threshold Voltage	V _{GS(TH)}	V _{DS} =V _{GS} , I _D =250μA	2	--	4	V
Forward Transconductance	g _{fs}	V _{DS} =15V, I _D =5.0A	--	8.0	--	S
Dynamic Characteristics(Essentially independent of operating temperature)						
Input Capacitance	C _{iss}	V _{GS} =0V, V _{DS} =25V, f=1.0MHz	--	1650	--	pF
Output Capacitance	C _{oss}		--	125	--	pF
Reverse Transfer Capacitance	C _{rss}		--	13	--	pF
Total Gate Charge	Q _g	V _{DD} =520V, I _D =10A, V _{GS} =0 to 10V	--	30	--	nC
Gate-to-Source Charge	Q _{gs}		--	8	--	nC
Gate-to-Drain (Miller) Charge	Q _{gd}		--	8.5	--	nC
Resistive Switching Characteristics(Essentially independent of operating temperature)						
Turn-on Delay Time	t _{d(ON)}	V _{DD} =325V, I _D =10A, V _{GS} =10V R _g =4.7Ω	--	10	--	nS
Rise Time	t _{rise}		--	15	--	nS
Turn-Off Delay Time	t _{d(OFF)}		--	41	--	nS
Fall Time	t _{fall}		--	16	--	nS
Source-Drain Body Diode Characteristics						
Continuous Source Current ^[2]	I _{SD}	Integral pn-diode in MOSFET	--	--	10	A
Pulsed Source Current ^[2]	I _{SM}		--	--	40	A
Diode Forward Voltage	V _{SD}	I _S =10A, V _{GS} =0V	--	--	1.5	V
Reverse Recovery Time	t _{rr}	V _{GS} =0V I _F =I _S , di/dt=100A/μs	--	455	--	ns
Reverse Recovery Charge	Q _{rr}		--	1.5	--	nC

Note: 1.T_J=+25°C to +150°C

2.Pulse width≤380μs; duty cycle≤2%.

8. Typical Characteristics

Figure 1. Maximum Transient Thermal Impedance




Figure 2. Max. Power Dissipation vs Case Temperature




Figure 3. Maximum Continuous Drain Current vs Tc




Figure 4. Output Characteristics




Figure 5. Rds(on) vs Gate Voltage




Figure 6. Peak Current Capability




Figure 7. Transfer Characteristics




Figure 8. Unclamped Inductive Switching Capability




Figure 9. Drain to Source ON Resistance vs Drain Current




Figure 10. Rds(on) vs Junction Temperature




Figure 11. Breakdown Voltage vs Temperature




Figure 12. Threshold Voltage vs Temperature




Figure 13 . Maximum Safe Operating Area




Figure 14. Capacitance vs Vds




Figure 15 . Typical Gate Charge





Figure 16. Body Diode Transfer Characteristics



9. Test Circuits and Waveforms




Fig. 1.1 Peak Diode Recovery dv/dt Test Circuit




Fig. 1.2 Peak Diode Recovery dv/dt Waveforms




Fig. 2.1 Switching Test Circuit




Fig. 2.2 Switching Waveforms




Fig. 3. 1 Gate Charge Test Circuit




Fig. 3. 2 Gate Charge Waveform




Fig. 4.1 Unclamped Inductive Switching Test Circuit




Fig. 4.2 Unclamped Inductive Switching Waveforms